


Bi-Directional Triode Thyristor

Designed for high performance full-wave ac control applications where high noise immunity and high commutating di/dt are required.


Features

- Blocking Voltage to 800 V
- On- State Current Rating of 12A RMS at 80°C
- Uniform Gate Trigger Currents in Three Quadrants
- High Immunity to dV/dt- 1500V/us minimum at 125°C
- Minimizes Snubber Networks for Protection
- Industry Standard TO- 263/220 Package
- High Commutating dI/dt- 4.0A/ms minimum at 125°C
- Internally Isolated (2500VRMS)
- These are Pb- Free Devices


TO-263(D2PAK)



PACKAGE OUTLINE DIMENSIONS



Symbol



Absolute Maximum Ratings

Symbol	Parameter			Value	Unit
I _{T(RMS)}	RMS on-state current(full sine wave)	TO-220F	TC=85℃	12	A
I _{TSM}	Non repetitive surge peak on-state current(full cycle, T _j initial=25℃)	F=50Hz	t=20ms	120	A
		F=60Hz	t=16.7ms	126	
I ² t	I ² t Value for fusing	tp=10ms		78	A ² s
DI/DT	Critical rate of rise of on-state current IG=2X _{IGT} ,tr≤100ns	F=120Hz	Tj=125℃	50	A/us
VDSM/V RSM	Non repetitive surge peak off-state voltage	tp=10ms	Tj=25℃	Vdrn / vrrm + 100V	V
IGM	Peak gate current	tp=20us	Tj=125℃	4	A
P _{G(AV)}	Average gate power dissipation		Tj=125℃	1	W
T _{stg}	Storage junction temperature range			-40 to +150	℃
T _j	Operating junction temperature range			-40 to +125	

Electrical Characteristics(Tj=25℃,unless otherwise specified)

Snubberless™ and Logic Level(3 quadrants)

Symbol	Test conditions	Quadrant	BT138-800E		Unit
I _{GT} (1)	V _D =12V R _L =33Ω	I - II - III	MAX	10	mA
V _{GT}		I - II - III	MAX	1.3	V
V _{GD}	V _D =V _{DRM} R _L =3.3KΩT _j =125℃	I - II - III	MIN	0.2	V
I _H (2)	I _T =100mA		MAX	50	mA
I _L	I _G =1.2I _{GT}	I - III	MAX	70	mA
		II		80	
Dv / Dt(2)	V _D =67%V _{DRM} Gate open T _j =125℃		MIN	1000	V/us
(DI/dt)c(2)	(Dv/dt)c=0.1 V/us T _j =125℃		MIN	-	A/ms
	(Dv/dt)c=10V/us T _j =125℃			-	
	Without snubber T _j =125℃			12	

Static Characteristics


Symbol	Test conditions			Value	Unit
V _{TM} (2)	ITM=11A tp=380us	TJ=25℃	MAX	1.55	V
V _{to} (2)	Threshold voltage	TJ=125℃	MAX	0.85	V
R _d (2)	Dynamic resistance	TJ=125℃	MAX	35	mΩ
I _{DRM}	V _{DRM} =V _{RRM}	TJ=25℃	MAX	5	uA
I _{RRM}		TJ=125℃		2	mA
V _{DRM} /V _{RRM}	Voltage	TJ=25℃	MIN	800	V

Note 1: minimum IGT is guaranted at 5% of IGT max


Note 2: for both polarities of A2 referenced to A1

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V_{DRM}	Peak Repetitive Forward Off State Voltage
I_{DRM}	Peak Forward Blocking Current
V_{RRM}	Peak Repetitive Reverse Off State Voltage
I_{RRM}	Peak Reverse Blocking Current
V_{TM}	Maximum On State Voltage
I_H	Holding Current



Quadrant Definitions for a Triac



All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.

Description

Fig. 1: Maximum power dissipation versus RMS on-state current (full cycle).




Fig. 2-1: RMS on-state current versus case temperature (full cycle).




Fig. 2-2: RMS on-state current versus ambient temperature (printed circuit board FR4, copper thickness: 35μm), full cycle.




Fig. 3: Relative variation of thermal impedance versus pulse duration.




Fig. 4: On-state characteristics (maximum values).





Fig. 5: Surge peak on-state current versus number of cycles.





Description

Fig. 6: Non-repetitive surge peak on-state current for a sinusoidal pulse with width $t_p < 10\text{ms}$, and corresponding value of I^2t .




Fig. 7: Relative variation of gate trigger current, holding current and latching current versus junction temperature (typical values).




Fig. 8-1: Relative variation of critical rate of decrease of main current versus $(dV/dt)_c$ (typical values) (BW/CW/T1235).




Fig. 8-2: Relative variation of critical rate of decrease of main current versus $(dV/dt)_c$ (typical values) (TW).




Fig. 9: Relative variation of critical rate of decrease of main current versus junction temperature.




Fig. 10: D²PAK Thermal resistance junction to ambient versus copper surface under tab (printed circuit board FR4, copper thickness: 35 μm).

